

3D-Integrated CMOS-NEMS Circuits for Energy Efficient Electronics


Urmita Sikder

University of California, Berkeley, CA 94720, USA (urmita@berkeley.edu)



Motivation


Internet of Things (IoT) necessitates the proliferation of edge computing devices requiring high energy efficiency. BEOL implementation of hybrid CMOS-NEMS circuits can achieve orders of magnitude greater energy efficiency than pure CMOS implementation.



Possible applications:


- Reconfigurable fast look-up table
- Fast data searching operation
- Compact energy efficient FPGA
- Power gating

Monolithic Integration Approach




- Nanometer CMOS processes have small (<30 nm) metal pitch

→ Suited for implementation of compact NEM switches



- Non-volatile
- Low contact resistance ($\sim k\Omega$) → small RC delay

Performance Benchmarking



- Program voltages become CMOS-compatible at advanced nodes

Performance Parameter	Vertical NEM (5nm node)	SRAM
Bit cell size	$\sim 46 F^2$	$>100 F^2$
Write energy	~ 20 aJ	< 100 fJ
Write delay	11.8 ns	< 50 ps
Read energy	< 1 pJ	< 1 pJ
Read delay	<1 ns	< 50 ps

- At 5 nm node:
 - Bitcell footprint $<$ SRAM footprint
 - Write energy \ll SRAM write energy